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Abstract
We present a new lock-free safe memory reclamation algorithm, Hyaline, which is fast, scalable, and
transparent to the underlying data structures. Due to very low contention, Hyaline is generally faster than
existing approaches, including epoch-based reclamation. Moreover, Hyaline easily handles virtually un-
bounded number of threads (or any concurrent entities) that can be created and deleted dynamically, while
retainingO(1) reclamation cost. Hyaline also does not depend on any OS abstractions or compiler support.
Hyaline’s full transparency and simple API enable easy integration into unmanaged C/C++ code, while not
causing any undue burden on programmers, potentially making the entire process fully automatic through
special language constructs. We also extend Hyaline to avoid situations where stalled threads prevent
others from reclaiming newly allocated objects, a common problem with epoch-based reclamation. We
have implemented and tested Hyaline on the x86(-64), ARM32/64, PPC, and MIPS architectures. The gen-
eral approach typically requires LL/SC or double-width CAS, while a specialized version also works with
single-width CAS. Our evaluation reveals that Hyaline’s throughput is very high – it steadily outperformed
epoch-based reclamation by 10% in one test and yielded even higher gains in oversubscribed scenarios.
Keywords: Lock-free, non-blocking, memory reclamation, compare-and-swap, load-link, store-conditional
1 Introduction
Lock-free data structures present a number of challenges that do not manifest in lock-based programming.
One of the most fundamental problems for data structures that use dynamic memory allocation is that memory
blocks need to be safely deallocated. The problem arises when one thread wants to deallocate a memory block,
but concurrent threads still have stale pointers and are unaware of ongoing memory deallocation. Garbage
collectors avoid this problem by deferring the deallocation until no thread has pointers to the deallocated
memory block. However, fully lock-free garbage collectors can be tedious to implement.
Additionally, it is often impractical to use garbage collectors in languages that are typically used for un-
managed code, such as C and C++. To support concurrent data structures in unmanaged languages, a number
of techniques have been developed for safe memory reclamation (or SMR). Many existing approaches for SMR
originate from or improve upon epoch-based reclamation (EBR) [18, 19, 21] and Hazard Pointers (HP) [26].
EBR provides a relatively simple programming model, but lacks protection against stalled threads that can
prevent timely reclamation and lead to memory exhaustion. HP does not suer from this problem, but is
harder to use and slower in practice. In general, all SMR approaches have dierent trade-os in terms of data
structure adaptation, throughput, average memory utilization, and protection against stalled threads. More-
over, some algorithms [8–10, 12] rely on special operating system (OS) abstractions, making it dicult to use
them in certain cases, such as within OS kernels or platform-independent code.
We present Hyaline, a new algorithm that is not based on EBR or HP directly, has very low overhead,
and scales well. Hyaline brings back reference counting which was considered impractical for concurrent
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algorithms. Unlike most SMR algorithms, which typically reserve per-thread entries either in static arrays
or in dynamically managed lists, Hyaline supports virtually unbounded number of threads using a relatively
small (xed) number of slots. This simplies Hyaline’s integration with lock-free data structures. Moreover,
Hyaline bounds the cost of reclamation to O(1) per operation, irrespective of the total number of threads.
In a number of cases, Hyaline outperforms EBR, renowned for its excellent performance. For example, in
the Bonsai Tree benchmark, Hyaline’s steady gains over EBR are ≈10%. Furthermore, in oversubscribed sce-
narios, when EBR and other schemes have to deal with the increased number of threads, Hyaline particularly
shines due to its unique block tracking mechanism. The key intuition is Hyaline’s completely asynchronous
tracking: threads do not need to periodically check if block(s) can be safely freed. Instead, tracking is more
reminiscent of reference counting: the thread with the last reference frees the block. At the same time, Hyaline
avoids the prohibitive cost of classical reference counting [27, 34]. Section 6 precisely reveals this advantage
of asynchronous tracking: we saw more than 30% gain in oversubscribed scenarios.
Hyaline is well suited for preemptive environments where the number of threads substantially exceeds
the number of cores and can change dynamically such as OS kernels1 and server applications with per-client
threads (or bers). Unlike many other techniques, in Hyaline, threads that delete memory blocks are not
necessarily those that end up freeing them. This results in better transparency, as threads are “o the hook”
as soon as they complete data structure operations. Unlike in EBR or HP, Hyaline’s threads can immediately
be recycled or destroyed without worrying about the fate of its previously deleted but not yet freed blocks.
We also present an extension of Hyaline, called Hyaline-S, to deal with stalled threads. Similar to EBR,
basic Hyaline can hold unbounded number of blocks if some threads are stalled. We partially adopt the birth
eras idea, inspired by similar usage in interval-based reclamation [35] and hazard eras [31], and demonstrate
how this idea helps to deal with stalled threads in Hyaline-S. Our usage of eras diers from either of the two
approaches: per-slot eras must be shared across multiple threads, and we do not maintain retire eras.
2 Background and Related Work
We focus on the SMR problem in unmanaged code environments such as C and C++. Our programming
model is dened as follows. Memory blocks are allocated using standard OS-dened means. They additionally
incorporate SMR-related headers and are initialized appropriately. Once memory blocks appear in a lock-free
data structure, they must be reclaimed using a two-step procedure. After deleting a pointer from the data
structure, a memory block needs to be retired. A memory block is returned to the OS only after the block
becomes unreachable by any other concurrent thread. All data structure operations must be encapsulated
between enter and leave calls that trigger the use of SMR.
Table 1 presents a qualitative and quantitative comparison of Hyaline with existing SMR approaches on
metrics such as performance, robustness, transparency, retire cost, and API simplicity. We dene these metrics
in the context of some of the existing approaches. In the table, n is the number of threads andm is the number
of blocks that can be reserved.
2.1 Read-Modify-Write
Lock-free algorithms are typically implemented using read-modify-write (RMW) operations, which atomically
read a memory variable, perform some operation on it, and write back the result. Modern CPUs implement
RMWs via compare-and-swap (CAS) or a pair of load-link (LL)/store-conditional (SC) instructions. For better
scalability, some architectures [2] support specialized operations such as FAA (fetch-and-add) and swap. Ad-
ditionally, atomic operations on two contiguous CPU words (double-width RMW) are supported by x86-64
1Specically, this is useful for global data structures within OS kernels that support kernel-mode preemption, e.g., Linux.
2Hyaline-S needs to adaptively change the number of slots to be fully robust. See Section 4.2 for more details.
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Table 1: Comparison of Hyaline with existing SMR approaches.
Scheme Based on Performance Robust Transparent Reclam. Usage/API
LFRC [27, 34] - Very slow Yes Partially O(1) Intrusive
(esp. reading) (swap)
HP [26] - Slow Yes No (retire) O(mn) Harder
EBR [18, 19, 21] RCU [25] Fast No No (retire) O(n) Very simple
DEBRA+ [12] EBR Fast Partially No (OS) O(1) Harder
QSense [10] EBR, HP Fast Partially No (OS) O(mn) Harder
HE [31] EBR, HP Fast Yes No (retire) O(mn) Harder
IBR [35] EBR, HP Fast Yes No (retire) O(n) Simple (2GE)
Stamp-it [30] EBR Fast No Partially O(1) Simple
FreeAccess [14] AOA [15] Fast Yes Partially O(n) Compiler-
(swap, GC) integrated
Hyaline - Very fast No Yes ≈ O(1) Very simple
Hyaline-1 - Very fast No Almost O(1) Very simple
Hyaline-S Hyaline, Fast or Very Yes2 Yes ≈ O(1) Simple
part. HE/IBR fast
Hyaline-1S Hyaline-1, Fast or Very Yes Almost O(1) Simple
part. HE/IBR fast
and ARM64 through the cmpxchg16b [2] and ldaxp/stlxp [5] instructions, respectively.
2.2 Pointer- and Epoch-based Reclamation
Most SMR approaches are either pointer- or epoch-based. Pointer-based techniques such as Hazard Pointers
(HP) [26] are typically ne-grained and track every accessed object. Unfortunately, this approach degrades
performance as pointer dereferencing incurs additional overheads, such as memory writes and barriers. Pass-
the-buck [22, 23] has a similar model. Another technique, drop-the-anchor [11], is designed specically for
linked-lists, and outperforms hazard pointers. This approach, however, does not seem to be directly applicable
to other data structures.
Thus, other SMR approaches seek to trade memory usage for better throughput. In epoch-based reclama-
tion (EBR) [21], objects are marked with the current epoch value at the time they are retired. When calling
enter, threads register the current epoch in their per-thread slot (i.e., make a reservation). When calling leave,
threads reset their reservations. A memory block is deallocated only when all current reservations are ahead
of the block’s retire epoch and no thread can reach it. We refer the reader to [21, 26] for a more detailed
description of EBR and HP.
2.3 Robustness
One of the biggest downsides of EBR is that stalled threads can prevent others from reclaiming memory. We
call an algorithm robust if it avoids this problem.3 HP is robust, but is typically slower than EBR.
DEBRA+ [12] and QSense [10] improve EBR to make it robust, but they need to rely on OS signals or
scheduler support. They are robust but not in a fully lock-free manner as an OS inevitably uses locks.
3Sometimes, this property is also called “lock-free” (memory-wise). Since memory is nite, stalled threads prevent others from
allocating memory when memory is exhausted. We use the terminology from [10, 16, 35] to capture this property more precisely.
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The hazard eras (HE) approach [31] attempts to reconcile EBR with HP: HE is robust, but uses “eras”
(i.e., epochs) instead of pointer addresses to accelerate the algorithm. When allocating memory blocks, they
are tagged with the birth era, and when blocks are retired, they are tagged with the retire era. Lifecycles of
blocks are controlled by these eras. Similarly to HP’s API model, previously accessed blocks in HE need to be
“unreserved”, as the number of block reservation indices is typically limited.
Interval-based reclamation (IBR) [35] employs the idea of birth and retire eras but forgoes the need to
explicitly “unreserve” blocks making its API model, especially in its 2GE-IBR variant, reminiscent of EBR.
Although Hyaline is not based on any existing approaches, we adopted birth eras from HE and IBR to
create a robust version, called Hyaline-S. Hyaline-S, however, diers from HE/IBR as it does not use retire
eras. Hyaline-S uses eras to defend against stalled threads, but eras do not dene reclamation intervals.
2.4 Transparency and O(1) Reclamation Cost
Most existing SMR schemes maintain special entries throughout thread lifecycles – e.g., static arrays indexed
by thread IDs. In practice, threads can be created and deleted dynamically, and practical implementations [7]
maintain lists rather than arrays with per-thread entries. However, this puts an extra burden on programmers
who have to explicitly register and unregister threads. This also breaks seamless integration, as concurrent
data structures cannot be accessed outside thread contexts – e.g., signal handlers or OS interrupt contexts.
Moreover, unregistration is blocking, as a thread needs to complete deallocation, which is impossible until all
other threads promise to not access their locally retired blocks. We call a scheme transparent if it avoids these
problems. Transparency also implies that threads are “o-the-hook” after leave, as discussed below.
Apart from usability issues in dynamic environments, most SMR schemes need to scan lists for all n
threads, and reclamation cost is O(n) unless special techniques make it O(1) [12, 28, 30]. Although some
applications only use a small number of threads (per each core), it is a larger concern for preemptive environ-
ments that have to support arbitrary number of threads – e.g., global data structures in OS kernels that are
shared across all processes, or server applications that allocate per-client threads or bers.
Lock-free reference counting (LFRC) [27, 34] guarantees O(1) cost, but must augment every pointer with
a reference counter, and is slow for read-dominated workloads. Stamp-it [30] extends EBR to also guarantee
O(1) cost. However, [30] is not robust and requires per-thread control blocks. Moreover, it extends EBR non-
trivially by using a doubly-linked list, and requires ABA tags [24]. Stamp-it squeezes 17-bit tags directly into
control block pointers, but for ABA safety, it is better to use larger tags and double-width CAS.
Hyaline(-S) guarantees roughly O(1) cost (justied in Section 5) and does not require to register and
unregister threads. More importantly, all Hyaline variants can completely forget about previously retired
blocks after calling leave, as they are already (or will be) taken care for by the remaining threads. (In Section 3.2,
retire uses local batches, but they can be immediately nalized by allocating a nite number of dummy nodes.)
This enables full transparency, which is not typically guaranteed by other reclamation schemes. Hyaline(-S)
normally requires either LL/SC (Section 4.4), or double-width CAS. In rare cases, such as in SPARC [4], where
neither is supported, reference counters can be squeezed with pointers. (SPARC uses 54-bit virtual addresses;
48-bit cache-line aligned pointers where lower 6 bits are 0s can be squeezed with 16-bit counters.) We also
present a specialized Hyaline-1(S) version for single-width CAS.
Despite being fully transparent, Hyaline and Hyaline-S provide dierent semantics in handling memory
blocks that have never been dereferenced. Basic Hyaline can work with the original lock-free linked list [20],
while its robust version requires a modication [26] that timely retires deleted list nodes, just like in other
robust schemes. FreeAccess [14] – work concurrent with ours – specically tackles this problem: the scheme is
still robust, but falls short on transparently handling the swap operation (can be used for better scalability), and
relies on compiler extensions. [14] also uses a garbage collector which is undesirable when fully transparent
memory management is needed, such as in OS kernels.
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handle_t Handle = enter();
// No deref in basic Hyaline
List = deref(&LinkedList);
Node = deref(&List->Next);
retire(Node);
// Do something else...
leave(Handle);
// The thread need not check
// any of the retired nodes
(a) Hyaline’s transparent API.
Handle 
(Thread i)
...
Handle 
(Thread j)
NRef
+ HRef 
0 NRef NRef
...NRefNRef NRef NRef
≤ 00
0
Head [HRef, HPtr]
New Head
NRef NRef NRef...
(1)
(2)
(3)
(b) (Simplied) Hyaline: List of retired nodes. Adjusting the reference
counter of a predecessor node when retiring (dashed lines).
Figure 1: Introduction to Hyaline.
Finally, SMR schemes also dier in additional memory required per each node. EBR and HP store a (thread-
local) list pointer per node. HE and IBR additionally require two 64-bit eras. Hyaline-(1)S requires three CPU
words which is equivalent to HE/IBR for 64-bit CPUs and even more ecient for 32-bit CPUs.
3 Hyaline
Hyaline is a member of the family of memory reclamation techniques where programs explicitly retire ob-
jects and ensure that retired objects are not reachable from subsequent operations on the data structures. In
addition, each operation on the data structures must be enclosed between enter and leave calls as presented
in Figure 1a. Hyaline keeps track of all active threads using reference counters. Unlike traditional per-block
counting, the use of reference counters is triggered only when handling retired blocks (nodes). Thus, inser-
tions and read-only traversals avoid expensive (and inconvenient) per-access counting.
3.1 Simplied Version
We rst describe a simpler version of Hyaline that manipulates only a single retirement list. This version is
more prone to CAS contention, a problem addressed by a scalable version that we present in Section 3.2.
Hyaline’s key idea is that all threads participate in the tracking of retired nodes in the global list even if
they are not actively retiring any nodes themselves. A special Head tuple is associated with the retirement
list. The tuple consists of HPtr and HRef elds. HPtr is a pointer to the beginning of the list, and HRef counts
the number of active threads. Initially, when the list is empty, HPtr = Null and HRef = 0.
When each thread enters, it atomically increments the HRef eld to indicate that a new thread has arrived.
At the same time, the thread records a snapshot value of HPtr at the moment it entered. The thread stores
this snapshot value in a special per-thread Handle variable. Since updates on the [HRef,HPtr] tuple have to
be atomic, we use double-width RMW to update Head.
As nodes are retired, threads append them to the list (Figure 1b, part 1). Since nodes need to be connected
in the list, each node incorporates a special header in addition to any other elds used for representing the
encapsulating data structure. The header contains Next and NRef elds. Next is a pointer to the next node
in the list, and NRef of every non-Head node counts threads that can still access this node. For the very rst
node, HRef itself serves this purpose. (We will describe how NRef is initialized later.)
When a thread completes a data structure operation (leaves), it decrements HRef to indicate that one
thread has just left. At the same time, it retrieves the HPtr pointer and traverses a sublist of nodes from
HPtr to Handle that were retired since it initiated the operation (enter). While traversing the sublist, the
thread decrements NRef counters for every non-Head node. The very rst node’s counter (HRef) is already
decremented. A thread with the last reference to a node deallocates it. Threads avoid the ABA problem as
they reference every node through their Handle inclusively – i.e., no other thread can recycle these nodes.
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We now describe how NRef values get propagated across the list. When retiring a new node, its NRef is set
to 0, as the actual counter for the very rst node in the list is inferred from the HRef eld of Head. As threads
insert retired nodes, they initialize Next and atomically update Head (shown with dashed lines in Figure 1b,
part 2). NRef of the predecessor is initially 0. However, since a new node was just added, the predecessor is
no longer the rst node, and any concurrent thread may decrement its NRef, converting it to a negative value,
but will not deallocate this node (NRef must become 0 for the node to be deallocated). Finally, the current
thread atomically adds the snapshot value of HRef (obtained while appending the new node) to the NRef eld
of the predecessor, and its new adjusted value becomes ≥ 1 (Figure 1b, part 3).
(a) Thread 1 enters
     Handle[T1]=Null
(b) Thread 1 retires N1 
(c) Thread 2 enters
     HRef=2, Handle[T2]=N1
(d) Thread 2 is retiring N2,
   +2 for N1 is not yet complete
(e) Thread 3 enters
     HRef=3, Handle[T3]=N2
(f) Thread 1 leaves
(g) Thread 2 completes
      the +2 adjustment for N1
(h) Thread 2
      leaves
(i) Thread 3
     leaves
N1:0
N2:0 N1:0
N2:0 N1:-1
N2:0
HRef=1
HRef=2
HRef=2
HRef=2
HRef=0
Null
HRef=1
HRef=1
Null
N2:0 N1:1
(a) Simple (single-list) Hyaline.
N0.m...N0.1N0.0[HRef0=2]
N1.m...N1.0N1.1
N2.m...N2.0N2.1
[HRef1=0]
[HRef2=1]
[HRef3=0]
[HRef4=2]
Rm
...
R0R1
NRef[R0] = Empty + 1×0 + 2×Adjs + Δ(0)
NRef[R1] = Empty + 1×Adjs + 2×0 + Δ(1)
Empty = 5×Adjs
NRef[Rm] = Empty + 3×Adjs + Δ(m) = [8×Adjs] + Δ(m) = Δ(m)
Batch 0 Batch 1 Batch m
... ...
Slots
[HRef5=0]
[HRef6=0]
[HRef7=0]
...
(b) Scalable (multiple-list) Hyaline.
Figure 2: Example scenarios.
Essentially, NRef is the dierence between two logical variables: the number of times the node is acquired
and the number of times it is released. Due to concurrency interleaving, NRef is relaxed and can be negative.
Figure 2a shows an example with 3 threads. Initially, HRef is 0 and HPtr is Null . (a) Thread 1 calls enter
to atomically increment HRef and retrieve its handle. (b) Thread 1 retires node N1; as the list is empty, there
is no predecessor to adjust. (c) Thread 2 enters, but (d) it stalls while retiring N2. Meanwhile, (e) Thread 3
enters. (f) Thread 1 leaves and dereferences all nodes in the list through its handle Null. Since N2 is the
rst node, HRef is decremented, but N2’s NRef eld remains intact. N1 stays as its NRef is now negative. (g)
Thread 2 resumes and completes its adjustment for N1. (h) Thread 2 then leaves, dereferences all nodes, and
deallocates N1. (i) Finally, Thread 3 leaves and deallocates N2.
Although this version is not yet optimized for performance, we make one important observation regarding
the algorithm’s asynchronous tracking mentioned in the Introduction: threads traverse lists just once when
dereferencing nodes in leave. This is unlike EBR, where all threads need to be periodically checked if they are
past the retired node(s) epoch. Section 6 reveals this Hyaline’s advantage for oversubscribed tests.
3.2 Scalable Multiple-List Version
If deletions are frequent, retire calls may create contention on Head. To alleviate the contention, threads create
local lists of nodes to be retired. Threads retire nodes in batches and keep a single reference counter per batch
rather than individual nodes. Batches do not have direct analogues in epoch-based approaches, where all
retired nodes are always in thread-local lists. However, batch size (the number of nodes in a batch) impacts
the cost of retirement in a way that is similar to the frequency of epoch counter increments.
Frequent enter and leave calls also create contention on Head, which is undesirable for high-throughput
data structures. To address this problem, we introduce the concept of slots, which a thread chooses randomly
or based on its ID. Slots do not need to be statically assigned: they can change from one operation to another.
Each slot has its own Head, and thus, we end up with multiple retirement lists. When a batch is retired, it
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needs to be added to each slot that has its HRef , 0 (i.e., slots with active threads). Since batches are added
atomically only to one slot at a time, slots may end up with non-identical order of batches. To support this,
we require the number of nodes in batches to be strictly greater than the number of slots. Each node in a
batch keeps the Next pointer for the corresponding slot’s retirement list, and a dedicated node will keep the
per-batch NRef counter instead. Additionally, all nodes in the batch are linked together, and each node has
an extra pointer to the node with NRef. Thus, each node keeps three variables irrespective of batch sizes and
total number of slots.
In Section 3.1, we described reference adjustments using signed integer arithmetic. The same argument
applies to unsigned numbers, in which case negative numbers represent very large integers. We generalize
this idea to accommodate Hyaline’s multiple-list version. When adjusting a predecessor in slot i , we add
Adjs + HRe fi rather than just HRef i , where Adjs is a special constant which prevents the adjustment for the
predecessor to complete until all slots are handled. Assuming that the number of slots, k , is a power of 2, and
the maximum representable unsigned integer value is 2N − 1, we calculate: Adjs =
⌊
2N −1
k
⌋
+ 1. For example,
if k = 1 (simple version), Adjs = 0 due to unsigned integer overow. When k = 8, assuming 64-bit integers,
Adjs = 261. It is easy to see that more generally, k×Adjs = 0 due to unsigned integer overow. When adjusting
counters, a predecessor batch has to accumulate Adjs from all k sources for the adjustment to complete. Since
some slots do not have any active threads, we accumulate Adjs for them when inserting a new batch, and
atomically add the net value to NRef of the current batch as the nal step.
In Figure 2b, we present an example with k = 8 slots. For the purpose of this example, we enumerated
nodes to reect their relative slot positions (skipping empty slots) and corresponding batch numbers. Empty
denotes adjustments for ve empty slots. Batches are added one slot at a time, and two concurrent threads
insert them in an interleaved fashion. When Batch 0 is inserted, it ends up rst in slot 0 and second in all
other active slots. NRef for Batch 0 is stored in the node R0 and represents adjustments for empty slots, 0 for
slot 0, 2 × Adjs for slots 2 and 4 (adjusted when retiring Batch 1), and the accrued counter component ∆0. ∆0
contains the snapshot values of HRef 2 and HRef 4 when Batch 1 is inserted. A similar breakdown is shown
for Batch 1. For Batch m, all adjustments are already complete, and its NRef node contains just ∆m .
Hyaline-1 for Single-width CAS In a special case, if every thread allocates its own unique slot, we can
squeeze HRef into a single bit and merge it with HPtr. This approach simplies enter and leave, and makes
them wait-free. Adjustments can be also simplied: instead of adjusting predecessors and empty slots, we
count the number of slots a batch is added to. (k does not have to be a power of 2 anymore.) After adding the
batch to the last slot, NRef of the batch is adjusted by this counter.
3.3 Trimming
Assuming proper cache-line alignment for slots, CAS on Head is almost uncontended, and MESIF/MOESI
protocols used by modern Intel and AMD CPUs do not incur substantial performance penalty [33] (contrary
to popular belief). The cost of enter and leave is therefore relatively small. Hyaline-1 avoids CAS for enter
and leave altogether, just like EBR which requires memory writes with barriers. Results in Section 6 further
show that there is very little dierence in Hyaline’s or Hyaline-1’s performance even for high-throughput
data structures. Thus, CAS on Head in Hyaline is not a source of any measurable performance penalty.
Trimming provides an alternative way to avoid contention while keeping the number of slots very small
as in the simpler single-list version. Although, trim is generally harder to use (we avoid it in Section 6), it may
be practical in special cases when several operations in a row take place on the data structure. Logically, trim
is equivalent to leave followed by enter, but avoids the unwanted alteration of Head. trim allows a thread to
indicate that previously retired nodes (by any thread) are safe to delete from its perspective. When performing
multiple operations on data structures, we can call trim in lieu of leave for the current operation and enter for
the operation that follows.
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The use of trim should not be confused with a simpler case when enter and leave encapsulate multiple
data structure operations. In the latter case, none of the retired nodes can be reclaimed until leave takes place.
In contrast, trim dereferences previously retired nodes and allows them to be timely reclaimed.
4 Algorithm Descriptions
We now present the detailed algorithms for Hyaline and Hyaline-1, as well as the Hyaline-S and Hyaline-1S
extensions
4.1 Basic Hyaline
In Figure 3, we present pseudocode for the enter, leave, and retire operations. enter atomically increments the
HRef variable while fetching the current pointer in a given slot. retire inserts a batch to all slots. For empty
slots, it counts Empty adjustments and adds Empty to the NRef of the batch in the very end. For each slot, a
predecessor is adjusted by the corresponding HRef snapshot value and Adjs. leave decrements HRef, but also
reads Next from the node Head is pointing to. Since a thread always has a reference to the head of the list,
reading the rst node is safe. The last thread replaces the rst node with Null treating it as a predecessor in
retire. Finally, succeeding nodes (if any) are dereferenced in the traverse helper method.
trim also dereferences succeeding nodes but skips the very rst node and Head entirely; it updates a per-
thread handle to reect a shortened tail. Because trim does not update Head, it is critical to bound the length of
the retirement lists that need to be traversed, forcing leave and enter afterwards. Otherwise, if deallocation is
slow, one unlucky thread can get stuck in a state where it is traversing an ever-changing list and deallocating
more and more batches retired by other threads.
To further reduce the risks posed by slow memory management, we do not free all batches immediately
as they are reaped by the last thread. We create a thread-local list of batches to be deallocated after running
traverse and adjust by recycling the Next eld of the rst node in each batch. This defers the deallocation
until after the reaping is complete, better randomizing which thread ends up deallocating memory. This also
allows the reversal of an inherent LIFO order of the retired batches to a more natural FIFO order.
Hyaline-1 in Figure 4 replaces enter and leave with simpler equivalents. Since one thread is the sole owner
of all nodes, leave can detach the rst node immediately and read the node that follows after that. This
simpler scheme also does not adjust predecessor nodes. Handles in Hyaline-1 are only needed for a special
trim operation.
4.2 Hyaline-S
To deal with stalled threads in Hyaline, we extend Hyaline by partially adopting the idea from HE and IBR
to record birth eras when allocating memory. However, our extension, called Hyaline-S, signicantly diers
from either HE or IBR, as we do not use retire eras and do not record eras as lower endpoints of reservation
intervals: Hyaline-S implicitly keeps track of active threads using reference counters, and a retired node will
not appear in the retirement sublists of inactive threads. The only era that Hyaline-S records simply facilitates
detection of stalled threads and does not dene the actual reclamation interval as in HE or IBR. Unlike HE/IBR,
birth eras share space with other variables, e.g., Next, as they are not required to survive retire. Also Hyaline(-
S) supports multiple threads per each slot, so we have to record eras such that they can be shared across
multiple threads. That presents additional challenges when dealing with stalled threads.
In Figure 5, we present Hyaline-S. Our API model is reminiscent of 2GE-IBR [35] which only requires
to additionally wrap all pointer dereferences in a special deref call. The eras are 64-bit numbers which are
assumed to never overow in practice. When nodes are allocated, init_node initializes their birth eras with the
era clock value. When dereferencing pointers, threads call deref to update a per-slot access era value. Since
8
1 forall head_t Head ∈ Heads[k] do // Initialization
2 Head.HRef = 0, Head.HPtr = Null;
3 handle_t enter(int slot)
4 Last = FAA(&Heads[slot], { .HRef=1, .HPtr=0 });
5 return Last.HPtr; // Returns a handle
6 void leave(int slot, handle_t handle)
7 do // Decrement HRef and fetch Next
8 Head = Heads[slot];
9 Curr = Head.HPtr;
10 if ( Curr , handle )
11 Next = Curr->Next;
12 New.HPtr = Curr;
13 if ( Head.HRef = 1 ) New.HPtr = Null;
14 New.HRef = Head.HRef - 1;
15 while not CAS(&Heads[slot], Head, New);
16 if ( Head.HRef = 1 and Curr , Null ) // Treat Curr as
17 adjust(Curr, Adjs); // if it were a predecessor
18 if ( Curr , handle ) // Non-empty list
19 traverse(Next, handle);
20 handle_t trim(int slot, handle_t handle)
21 Head = Heads[slot]; // Do not alter head
22 Curr = Head.HPtr;
23 if ( Curr , handle ) // Non-empty list
24 traverse(Curr->Next, handle);
25 return Curr; // Returns a new handle
26 void retire(batch_t *batch)
27 doAdj = False, Empty = 0, Inserts = 0;
28 batch->NRefNode()->NRef = 0;
29 forall int slot ∈ 0..k-1 do
30 do // Add the batch to this slot
31 Head = Heads[slot];
32 if ( Head.HRef = 0 ) // REF #1#
33 doAdj = True, Empty += Adjs;
34 continue with the next slot;
35 New.HPtr = batch->NextNode();
36 New.HRef = Head.HRef;
37 New.HPtr->Next = Head.HPtr;
38 while not CAS(&Heads[slot], Head, New);
39 adjust(Head.HPtr, Adjs + Head.HRef); // REF #2#
40 if ( doAdj ) adjust(batch->FirstNode(), Empty); // REF #3#
41 void adjust(node_t *node, int val)
42 Ref = node->NRefNode;
43 if ( FAA(&Ref->NRef, val) = -val ) free_batch(Ref->First);
44 void traverse(node_t *next, handle_t handle)
45 do // Traverse the retirement sublist
46 Curr = next;
47 if ( Curr = Null ) break;
48 next = Curr->Next;
49 Ref = Curr->NRefNode;
50 if ( FAA(&Ref->NRef, -1) = 1 ) free_batch(Ref->First);
51 while Curr , handle;
Figure 3: Hyaline for double-width CAS.
1 handle_t enter(int slot)
2 Heads[slot] = { .HRef=1, .HPtr=Null };
3 return Null; // Returns a handle
// Replace #2# in retire() with: Inserts++
4 void leave(int slot, handle_t handle)
5 Head = SWAP(&Heads[slot], { .HRef=0, .HPtr=Null });
6 if ( Head.HPtr , Null ) traverse(Head.HPtr, handle);
// Replace #3#: adjust(batch->FirstNode(), Inserts)
Figure 4: Hyaline-1 for single-width CAS.
1 int AllocEra = 0; // Initialization
2 thread int AllocCounter = 0;
3 forall int Access ∈ Accesses[k] do Access = 0;
4 forall signed int Ack ∈ Acks[k] do Ack = 0;
5 node_t *deref(int slot, node_t **ptr_node)
6 Access = Accesses[slot];
7 while True do
8 node_t * Node = (*ptr_node);
9 Alloc = AllocEra;
10 if ( Access = Alloc ) return Node;
11 Access = touch(slot, Alloc);
12 void retire(batch_t *batch)
// Replace #1# in retire() with:
13 Access = Accesses[slot];
14 Min = batch->MinBirth();
15 if ( Head.HRef = 0 or Access < Min ) ...;
16 FAA(&Acks[slot], Head.HRef); // Skip in Hyaline-1S
17 void init_node(node_t *node)
18 if ( AllocCounter++ mod Freq = 0 ) FAA(&AllocEra, 1);
19 node->BirthEra = AllocEra; // Shares space with Next
20 int touch(int slot, int era)
21 do // Hyaline-1S: touch is ordinary memory write
22 Access = Accesses[slot];
23 if ( Access ≥ era ) return Access;
24 while not CAS(&Accesses[slot], Access, era);
25 return era
// Changes below are for Hyaline-S, not Hyaline-1S
26 handle_t enter(int *slot)
27 while Acks[*slot] ≥ Threshold do
28 *slot = (*slot + 1) mod k; // Try out all k slots
29 void traverse(int slot, node_t *next, handle_t handle)
30 Counter = 0;
31 do Counter++ ... while ...;
32 FAA(&Acks[slot], −Counter);
Figure 5: Hyaline-S: dealing with stalled threads.
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Hyaline(-S) allows arbitrary number of threads per slot, threads must share per-slot eras, and the maximum
era needs to be set using the touch helper function. (Note that Hyaline-1S can just write the new era, as there
is a 1:1 thread-to-slot mapping.) Since all active threads update eras when calling deref in their slots, retire
simply uses the minimum birth era across all nodes in a batch, and skips slots with stale eras.
Since threads share per-slot eras in Hyaline-S, it is crucial to stay away from slots occupied by stalled
threads when entering. Each slot keeps a special Ack value incremented by retire. Ack accumulates the total
number of active threads across all retired batches in the slot. Since all retired batches inevitably appear in
the retirement sublists of all active threads, each thread acknowledges that it no longer references batches
by decrementing Ack in traverse. Ack can be negative temporarily if traverse takes place before FAA in retire.
(Nonetheless, Ack only increases after nite number of retirements when at least one thread is stalled, i.e., it
does not call traverse.) Ack may also be positive, but after some threshold (e.g., 8192), enter can assume that
the corresponding slot is occupied by stalled threads. Acks do not incur any measurable performance penalty
as evidenced by Section 6 where Hyaline-S and Hyaline-1S have roughly similar performance.
4.3 Adaptive Resizing for Hyaline-S
Unlike Hyaline-1S which allocates a dedicated slot for each thread and is fully robust, Hyaline-S caps the total
number of slots. This limits robustness guarantees for Hyaline-S in rare situations when all slots ll up with
stalled threads and they begin to interfere with active threads (e.g., Section 6’s robustness test).
We now describe an approach which makes Hyaline-S fully robust by adaptively increasing the number
of available slots, k , as a larger number of threads are stalled. We denote the initial k value (a constant), Kmin.
The current k value is stored in a global atomic variable.
When a batch is nalized and retired, we read the current k value. (There is no problem if concurrent
threads increase the k value right after we read it, as new slots will be used by new enter calls which need not
account for already retired nodes. A larger than necessary k is also not a problem since the batch will simply
be added to extra slots.) We calculate the Adjs value based on the current k and store it in each batch. Each
node in a batch contains a pointer to the NRe f node, but the NRe f node itself does not need to keep this
pointer. Instead, we use this variable to store the current Adjs value for the batch.
When calling adjust, we use the corresponding batch’s Adjs value. In Figure 3, we have three adjust calls:
Line 17 usesAdjs for theCurr ’s batch, Line 39 usesAdjs forHPtr ’s batch, and Line 40 usesAdjs for the current
batch.
When all slots are occupied by stalled threads (Figure 5, Line 27), we adaptively increase the number
of slots. Since we cannot resize the initial array of slots easily, we maintain a directory of slots, an array of
pointers to arrays of slots, as shown in Figure 6. This array is xed-size and small, e.g., for 64-bit CPUs, it
never exceeds 64 entries. Initially, only index 0 points to the array of slots with Kmin entries. As enter runs
out of slots, we allocate an additional array of (2 × Kmin − Kmin) slots such that the total number of slots
doubles. We atomically change index 1 to point to the new array (we also oset this pointer by Kmin to
simplify the slot position calculation). If a concurrent thread also changes index 1, the thread for which the
corresponding CAS fails will discard the allocated buer. The aforementioned procedure applies to all arrays
which use slots: Heads, Accesses, and Acks.
To access a slot, we use the formula shown in Figure 6, which calculates a directory array index. The
loд2 operation, including a special case of loд2(0) = −1, is eciently implemented by the leading zero count
instruction, available on most modern CPUs, by using loд2(x) = N − lzcnt(x)− 1, where N is bit-length. Since
we always double the number of slots, k , and the initialKmin value is a power-of-two number, our assumption
that k is a power-of-two number is still valid.
We always increase the number of slots as we detect more stalled threads and run out of slots. However,
the number of slots is bounded by the total number of stalled threads (rounded to the next power-of-two
number). Since the number of threads is nite, memory occupied by slots is bounded, i.e., we do not violate
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0..Kmin-1
Kmin..21×Kmin-1
...
2t-2×Kmin..2t-1×Kmin-1
Directory of Slots
21×Kmin..22×Kmin-1
slots1 + 20×Kmin
slots0
slots2 + 21×Kmin
...
...
...
... Kmin
21×Kmin-Kmin
22×Kmin-21×Kmin
t-1
0
...
To access slot i, we use directory[s][i],
where s=log2(⌊ iKmin ⌋)+1
log2(0)=−1
, and
The number of directory entries is
small and fixed, t=N−log2(Kmin)
N is bit-length;
e.g, for 64-bit CPUs, t≤64
Figure 6: Hyaline-S: adaptive resizing.
any robustness guarantees. Existing robust SMR schemes similarly require dedicated slots per each thread.
4.4 Hyaline(-S) for Single-width LL/SC
ARM32 MPCore+ and ARM64 [5] implement double-width LL/SC. Hyaline can be easily implemented on such
architectures. However, MIPS [3] (until very recently) and PPC [1] implement only single-width LL/SC. We
now describe an approach that we have used to successfully implement (in inline assembly) and stress-test
Hyaline. This implementation works correctly and consistently not only on dierent machines but also across
dierent architectures such as PPC and MIPS.
Although architectural manuals do not always mention it explicitly, the LL reservation granularity is
typically larger than just a single CPU word, i.e., an entire L1 cache line [32] or even larger. This creates
“false sharing,” where concurrent LL/SC on unrelated variables residing in the same granule causes SC to
succeed only for one variable. In Hyaline, the [HRef,HPtr] tuple needs to be atomically loaded. However,
with the exception of a special case when HRef goes to 0 in leave, we only update one or the other variable at
a time. We use this observation to implement Hyaline for single-width LL/SC. We place two variables in the
same reservation granule by aligning the rst variable on the double-word boundary so that only one LL/SC
pair succeeds at a time. An ordinary load operation between LL and SC loads the other variable. To prevent
reordering of LL and load, we construct an articial data dependency that acts as an implicit barrier for load.
For the SC to succeed, the other variable from the granule must also be intact.
In Figure 7, we present an implementation of the FAA operation used by enter and two versions of double-
width CAS replacements. retire uses the version that modies a pointer. leave rst uses the version that
modies a reference counter. We keep HPtr intact in leave even if HRef goes to 0. Then the other version of
CAS sets HPtr to Null if the object is still unclaimed by any concurrent enter. Double-width load atomicity is
guaranteed only when SC succeeds. Our algorithm tolerates single-width atomicity for CAS failures. Weak
CAS (with sporadic failures) is tolerated in all cases other than HRef = 0. For that case, a strong version
is created by looping SC; single-width atomicity for failures is acceptable as false negatives are impossible
unless concurrent threads modify Head and claim the object – i.e., HRef is no longer 0.
5 Correctness
We now present correctness and lock-freedom arguments for all Hyaline variants, and robustness arguments
for the Hyaline-S extensions.
Theorem 1. All Hyaline variants are reclamation-safe.
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1 bool dwCAS_Ptr(head_t *Head, head_t Expected, head_t New)
2 Old.HPtr = LL(Head.HPtr);
3 Old.HRef = Load(Head.HRef);
4 if ( Old , Expected ) return False;
5 return SC(Head.HPtr, New.HPtr);
6 bool dwCAS_Ref(head_t *Head, head_t Expected, head_t New)
7 Old.HRef = LL(Head.HRef);
8 Old.HPtr = Load(Head.HPtr);
9 if ( Old , Expected ) return False;
10 return SC(Head.HRef, New.HRef);
11 head_t dwFAA(head_t *Head, int RefAddend)
// Increment HRef; HPtr remains intact
12 do
13 Old.HRef = LL(Head.HRef);
14 Old.HPtr = Load(Head.HPtr);
15 Value = Old.HRef + RefAddend;
16 while not SC(Head.HRef, Value);
17 return Old;
Figure 7: Single-width LL/SC version. Both HRef and HPtr are in the same reservation granule.
Proof. In a correct program, a retired batch cannot be accessed by subsequent operations. Only concurrent
operations may still access it. Each of those concurrent operations starts by calling Hyaline’s enter. Any
batch retired during this concurrent execution will have its NRe f , 1 (Lines 28 and 40). If another thread
executes leave after Line 38 and before the last adjustment in Line 40, then it will start by decrementing the
retired object’s reference count such that it will be a very large number (Line 50). Only objects with a new
reference count of zero are reclaimed (Lines 43 or 50). Thus, those retired objects with very large reference
counts are safe from being reclaimed. After executing Line 40 across all slots where the batch is placed, the
retired object’s reference count will reect the correct number of concurrent threads that have not executed
leave yet. Hence, the object will not be reclaimed until all these threads execute leave.
Hyaline-(1)S, regardless of HRef values, skips slots with eras that are smaller thanmin_birth from a retired
batch. min_birth signies the oldest node in the batch. deref always updates per-slot eras to keep them in
sync with the global era clock. Thus, the retired batch must have been covered by per-slot eras unless none
of its nodes is ever dereferenced. 
Theorem 2. All Hyaline variants are lock-free.
Proof. The Hyaline algorithm has two unbounded loops (Lines 7-15 and 30-38). If the CAS operation fails
in the rst loop (Lines 7-15) causing it to repeat, it means that Head is changed by another thread executing
enter, leave, or retire in the same slot. Thus, that other thread is making progress – i.e., successfully executing
enter, leave, or retire in the same slot, and nishing modication of the same Head. The same argument applies
to the second loop (Lines 30-38). The loop in traverse is bounded by the number of batches retired between
executing enter and leave, and this number is nite.
Hyaline-S (Figure 5) has two additional loops (Lines 7-11 and 21-24). If CAS fails in touch (Lines 21-24)
causing it to repeat, it means that another thread calling touch succeeds. The other loop (Lines 7-11) converges
unless the global era clock is incremented. In the latter case, another thread is making progress, i.e., initializes
a new node in Line 18. 
Theorem 3. The reclamation cost in all Hyaline variants is ≈ O(1).
Proof. The reclamation cost in Hyaline consists of two parts: 1) the direct cost of retire and 2) the cost of retire
incurred later, during list traversal in leave.
Retiring a node is a simpleO(1) linked-list (batch) insertion operation. Upon reaching the maximum batch
size, retire inserts the batch into slots with active threads. Since the number of slots is k (for Hyaline-1, k = n,
i.e., the total number of threads), the batch size s ≥ k + 1. Each batch is inserted into at most k slots after s
retire calls, making the average cost of retire O(1).
The list traversal takes places for all batches retired between enter and leave. Each batch has s ≥ k + 1
nodes. For Hyaline-1(S), k = n, and each batch is only added after s ≥ n + 1 retire calls. Each batch maintains
a single reference counter per ≥ (n+1) nodes. Since batch’s reference counter needs to be decremented by all
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active threads (at most, n threads), the average cost to update a reference counter per node across all threads
(i.e., the indirect cost of a single retire incurred in leave) is O(n/(n + 1)) = O(1).
For Hyaline(-S), we cap the total number of slots. However, the aforementioned argument remains almost
the same. Each batch has ≥ (k+1) nodes. Most of the time, the number of active threads at any given moment
is close to k (except during corner cases with preempted threads), since k , for better performance, typically
roughly equals the number of physical cores. (For Hyaline-S, we also need to account for stalled threads.
However, as more and more threads are getting stalled, the k value also increases as described in Section 4.3.)
Thus, the average cost to update a reference counter per node across all threads is ≈ O(k/(k + 1)) = O(1). 
Theorem 4. Hyaline-S and Hyaline-1S are robust.
Proof. Robustness is considered only with respect to truly stalled threads – i.e., threads that are stopped
indenitely as opposed to threads that are simply paused for a short period of time. Since slots with stalled
threads are detected after a nite number of retire calls and avoided by active threads in their following
operations, we assume, without loss of generality, that slots do not reference any active threads. (Note that
although batches are potentially added to every slot, one stalled thread can only make unusable the slot which
was used by the last enter operation of the stalled thread. Only this slot references this thread. Newly allocated
nodes will skip this slot due to its stale era and consequently will not reference the stalled thread when these
nodes are retired.)
For Hyaline-S, we assume that we always have available slots without stalled threads, see Section 4.3 for
more information of how we can guarantee that by dynamically changing the number of slots.
Since threads update their per-slot eras in monotonically increasing order when calling deref, each slot i
ends up with some era Ai when it contains only stalled threads. Let Eramax =max(Ai ) across all slots i with
stalled threads. We use Ei to denote a global era clock value when the earliest stalled thread from slot i entered.
All previously retired nodes must have been retired before (or at) Ei . Let δEra = Eramax −min(Ei ) across all i
slots with stalled threads. All potentially unreclaimable batches will have theirmin_birth ≤ Eramax (Line 15
of Figure 5). As each thread periodically increments the era value, a number of unreclaimable batches is
bounded by δEra×Freq×n, where n is the number of threads and Freq is the frequency used in the algorithm.
Batch sizes can be capped by k + 1, where k is the number of slots. Thus, the number of unreclaimable nodes
is bounded by δEra × Freq × n(k + 1),k ≤ n. 
6 Evaluation
We used the test framework of [35], which consists of four benchmarks representing dierent data structures:
the sorted linked-list [20, 26], lock-free hash map [26], a variant of the Bonsai Tree [13], which is a self-
balancing lock-free binary tree, and Natarajan and Mittal’s binary tree [29]. The test framework already
implements several SMR schemes. We additionally embedded the variants of Hyaline in the framework.
We ran the experiments for up to 144 threads on a 72-core machine consisting of four Intel Xeon E7-
8880 v3 processors with hyper-threading disabled, each running at 2.30 GHz and with a 45MB L3 cache. The
machine has 128GB of RAM and runs Ubuntu 16.04 LTS. Threads are pinned in order, socket by socket. We
chose the Clang (version 6) compiler with -O3 optimizations due to its better support of double-width RMW
as used by Hyaline. We saw no visible dierence between GCC and Clang for the other algorithms. We used
jemalloc [17] to alleviate the standard library malloc’s poor performance [6]. We have also conrmed that all
schemes run successfully with the standard malloc which unmaps memory pages more aggressively.
We evaluate Hyaline using a write-intensive workload (50% insert, 50% delete), which stresses reclamation
techniques through a large number of insertions and deletions. We also present read-dominated results (90%
get, 10% put) and PowerPC evaluation in Appendix A. For each data point, the experiment starts by prelling
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Figure 8: Throughput for write-intensive workloads (50% insert, 50% delete).
the data structure with 50,000 elements and runs 10 seconds. Each thread then randomly performs the afore-
mentioned operations. The key used in each operation is randomly chosen from the range of 0 to 100,000
with equal probability. We run the experiment 5 times and report the average.
We compared Hyaline against four memory reclamation techniques: HP – hazard pointers [26], Epoch –
a variant [35] of the epoch-based approach [18, 19, 21], 4 HE – hazard eras [31], and IBR – the interval-based
technique 2GE-IBR [35]. The default benchmark parameters in [35] for these algorithms already seem to
optimize for high throughput. We included all four variants of Hyaline in the comparison: Hyaline, Hyaline-1,
Hyaline-S, and Hyaline-1S. For Hyaline and Hyaline-S, we cap the number of slots, k , at 128 (the next power
of 2 of the number of cores). All variants use batches of at least 64 nodes and at most k + 1 (as required by the
Hyaline algorithms). To be completely fair with other algorithms, we do not use trim in Hyaline – i.e., forcing
enter and leave for every single operation. Leaky is dened as running the experiment without any memory
reclamation, which serves as a general baseline. Note that the actual throughput can exceed Leaky as it can
be faster to recycle old objects. As memory deallocation slows down due to a number of factors, including
number of freed objects, any memory reclamation scheme can also become objectively slower than Leaky.
Figure 8a shows the throughput of Linked-list for the write-intensive workload. Linked-list operations
are slow due to the long traversal required to nd an element. All Hyaline variants marginally outperform
other schemes. HP has the worst performance. Figure 9a shows the average number of retired but not yet
reclaimed objects per operation. This metric allows us to estimate how fast memory is reclaimed. All Hyaline
variants have very low number of unreclaimed objects, much better than that of Epoch, HE, or IBR.
Figure 8b shows Bonsai tree’s throughput. HP and HE are not implemented for this benchmark due
to the complexity of the tree rotation operations [35]. Throughput substantially reduces for all schemes
as we approach 18 per-CPU cores, most likely due over-socket contention [35]. Hyaline achieves the best
performance and steadily outperforms Epoch by ≈10%. Since Hyaline caps the number of slots, it marginally
4Epoch is not robust and is given as an extra baseline. [35] diers from [18, 19, 21], but it is unlikely to manifest in results as limbo
lists are very short; i.e., the average number of unreclaimed objects (per thread) is negligible (except Linked-list), especially prior to
73 threads.
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Figure 9: Average number of unreclaimed objects per operation (50% insert, 50% delete).
outperforms Hyaline-1, and the gap continues to increase after 144 threads. All robust schemes presented
for this benchmark (IBR, Hyaline-S, and Hyaline-1S) have similar performance; it is worse than their non-
robust counterparts due to increased number of pointer dereferences. The number of unreclaimed objects for
Hyaline and Hyaline-S is generally smaller than that of Epoch and IBR, respectively.
Figure 8c shows hash map’s throughput. Hash map operations are very short and signicantly stress
memory reclamation systems. The gap between Leaky and memory reclamation techniques substantially in-
creases as the number of threads begins to exceed the number of cores. All Hyaline variants perform better
after 72 threads. (The gap between Hyaline and Epoch gets as large as 45% for 144 threads.) For a smaller num-
ber of threads, retirement in Hyaline can be slightly more expensive than in Epoch. The small gap between
Hyaline and some other schemes before the peak (72 threads) can be eliminated by further increasing batch
sizes. The average number of unreclaimed objects (Figure 9c) for all Hyaline variants is smaller than IBR, HE,
or Epoch before the peak, after which it temporarily increases (likely due to better throughput compared to
other schemes). For 135 threads, it again becomes better than IBR, HE, and Epoch.
Natarajan & Mittal tree’s throughput trends shown in Figure 8d are similar to the hash map’s, except that
Hyaline does not have any gap before the peak. We also observed somewhat weird but reproducible behavior
of Leaky. Trends in unreclaimed objects (Figure 9d) are similar to the hash map case.
We also evaluated robustness by running 72 active threads while varying the number of additional stalled
threads. For this test, we used the hash map benchmark. Figure 10a shows the results. Basic Hyaline(-1)
and Epoch are not robust; they report large number of unreclaimed objects even for just one stalled thread.
Hyaline-S (without Section 4.3’s extension) caps the number of slots at 128; all slots ll up and stalled threads
begin to interfere when their number grows to 57. Hyaline-1S does not cap slots; its behavior is identical to
HP, HE, and IBR. Hyaline-S (with Section 4.3’s extension) shows a behavior identical to Hyaline-1S, HP, HE,
and IBR.
To evaluate the potential benets of trimming for a smaller number of slots, we capped their number at
32 (much lower than number of cores) and repeated the hash map experiment in Figure 10b using a special
trim operation. Since trim only applies to Hyaline, we present results just for the Hyaline variants. If the
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Figure 10: Evaluation of robustness and trimming.
number of threads ≤ 32, trimming only marginally improves performance. But as the number of threads
grows, trimming signicantly alleviates contention.
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8 Conclusion
We presented Hyaline, a new lock-free algorithm for safe memory reclamation. The general algorithm relies
on LL/SC or double-width CAS, available on many modern architectures. A specialized Hyaline-1 algorithm
relies on single-width CAS and can be implemented virtually everywhere. Compared to existing approaches,
Hyaline has a number of advantages: great performance and scalability, easy integration with underlying data
structures, and handling of stalled threads (in Hyaline-S and Hyaline-1S). All Hyaline schemes are transparent
and suitable for environments where threads are created, recycled, and deleted dynamically: all threads are
“o-the-hook” as soon as they leave and do not need to check retirement lists afterwards. Finally, double-
width Hyaline(-S) is fully transparent as it does not need to explicitly register or unregister threads; it can
allocate a xed number of slots roughly corresponding to the number of cores and still support an unbounded
number of threads with ≈ O(1) reclamation cost.
We have evaluated all Hyaline versions on the x86(-64), ARM32/64, PPC, and MIPS architectures. Our
evaluation shows that all Hyaline variants retain very high throughput in various data structures while keep-
ing the average number of objects that are retired but not yet reclaimed small. Moreover, for oversubscribed
test scenarios, we substantially outperform other algorithms, including EBR.
We provide code for all Hyaline variants at https://github.com/rusnikola/lfsmr.
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Appendices
A Additional Evaluation Results for x86-64 and PowerPC
We have also evaluated Hyaline variants in read-dominated (90% get, 10% put) workloads. Figure 11 shows
throughput, and Figure 12 shows the average number of unreclaimed objects. General trends remain the same
as in the write-dominated workloads case that we discussed in Section 6. Hyaline’s superior performance in
oversubscribed scenarios is even more pronounced here for the hash map and Natarajan & Mittal tree due to
higher overall throughput as evidenced by Figures 11c and 11d, respectively.
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Figure 11: x86-64: Throughput for read-mostly workloads (90% get, 10% put).
Finally, we have also evaluated Hyaline variants on the PowerPC architecture which uses LL/SC instruc-
tions. We present evaluation for the approach described in Section 4.4. We run both write-intensive and
read-dominated workloads on an 8-core PowerPC machine. Each core has 8 threads, so we have 64 logical
cores in total. All cores are running at 2061MHz and have an 8MB L3 cache. The machine has 64GB of RAM
and runs Ubuntu 16.04 LTS. We use Clang (version 6) with -O3 ags.
We present results for write-intensive workloads in Figures 13 and 14. We also present read-dominated
workloads in Figures 15 and 16.
Although absolute numbers are dierent now, overall trends in Hyaline remain the same here. Hyaline
outperforms EBR, especially in oversubscribed scenarios. Similarly, Hyaline-S outperforms IBR.
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Figure 12: x86-64: Average number of unreclaimed objects per operation (90% get, 10% put).
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Figure 13: PowerPC: Throughput for write-intensive workloads (50% insert, 50% delete).
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Figure 14: PowerPC: Average number of unreclaimed objects per operation (50% insert, 50% delete).
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Figure 15: PowerPC: Throughput for read-mostly workloads (90% get, 10% put).
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Figure 16: PowerPC: Average number of unreclaimed objects per operation (90% get, 10% put).
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